Analog Devices Inc. ADN465x 5kV & 3.75kV LVDS Gigabit Isolators

Analog Devices Inc. ADN465x 5kV and 3.75kV LVDS Gigabit Isolators are signal isolated, low voltage differential signaling (LVDS) buffers that operate at up to 1.1Gbps with low jitter. The devices integrate Analog Devices iCoupler® technology, enhanced for a high-speed operation to provide galvanic isolation of the TIA/EIA-644-A compliant LVDS drivers and receivers. This integration allows drop-in isolation of an LVDS signal chain. Analog Devices Inc. ADN465x 5kV and 3.75kV LVDS Gigabit Isolators comprise multiple channel configurations and the LVDS receivers on the ADN4655 and ADN4656 include a fail-safe mechanism. This mechanism is to ensure a Logic 1 on the corresponding LVDS driver output when the inputs are floating, shorted, or terminated but not driven.


  • 5kVrms and 3.75kVrms LVDS isolators
  • Complies with TIA/EIA-644-A LVDS standard
  • Multiple dual-channel configurations
  • Any data rate up to 1.1Gbps switching with low jitter
    • 4ns typical propagation delay
    • 2.6ps rms typical random jitter, rms
    • 90ps typical peak-to-peak total jitter at 1.1Gbps
  • 2.5V or 3.3V supplies
  • -75dBc power supply ripple rejection, phase spur level
  • Glitch immunity
  • ±8kV IEC 61000-4-2 ESD protection across the isolation barrier
  • High common-mode transient immunity: >25kV/μs
  • Passes EN 55022 Class B radiated emissions limits with 1.1Gbps PRBS (pending)
  • Safety and regulatory approvals (20-lead SOIC_W package)
    • UL (pending): 5000Vrms for 1 minute per UL 1577
    • CSA Component Acceptance Notice 5A (pending)
    • VDE certificate of conformity (pending)
      • DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
      • VIORM = 424VPEAK
  • Operating temperature range: −40°C to +125°C
  • 7.8mm creepage and clearance


  • Isolated video and imaging data
  • Analog front-end isolation
  • Data plane isolation
  • Isolated high-speed clock and data links


Functional Block Diagrams

Technical Articles

  • From IoT Factories to Operating Rooms: How to Design Better Comms Systems
    Ensure that critical data is reliably delivered in harsh industrial applications, with gigabit galvanic isolation technology and time-sensitive networking.    Learn More
  • Easily Calculate Sampling Clock Jitter for Isolated, Precision High-Speed DAQs
    Jitter in the signal (or clock) controlling the S&H switch in an ADC impacts the SNR performance of precision, high-speed DAQ signal chains. Understanding the error sources that contribute to the overall jitter is important when selecting components.    Learn More
Published: 2019-05-31 | Updated: 2023-03-23